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Abstract—A method for designing multistage broad-band
amplifiers based upon well-known filter synthesis techniques is
presented. Common all-pole low-pass approximations are used
to synthesize prototype amplifier circuits that may be scaled in
frequency and impedance. All-pass filters introduced at the first
stage are shown to improve input match while maintaining circuit
performance less 6 dB gain. A theoretical comparison is made with
the distributed amplifier and the cascaded single-stage distributed
amplifier. Theoretically, a larger gain-bandwidth product is
achieved using the synthesis technique. A proof-of-concept But-
terworth low-pass two-stage amplifier was designed, simulated,
and measured and achieved a flat gain performance of 1–4 GHz
with a power gain of 14.5 1 dB close to the predicted 1–4.2 GHz,
15 1 dB.
Index Terms—Active filters, all-pass circuits, broad-band
amplifiers, Butterworth filters, microwave circuits, microwave
FET amplifiers.
I. INTRODUCTION
THE distributed amplifier (DA) has been firmly establishedfor the past two decades in the design of amplifiers span-
ning multioctave bandwidths [1], [2]. The advantages of this
type of amplifier are flat gain, flat group delay, low noise figure,
and low voltage standing-wave ratio (VSWR) performance over
broad bandwidths. The key applications are electronic warfare
(EW) and digital optical communications.
The main disadvantage of the DA is the high number of ac-
tive devices required per unit gain. The cascaded single-stage
distributed amplifier (CSSDA) matches the bandwidth of the
DA, but by cascading single stages, increases the gain signif-
icantly [3]–[8]. This technique relies upon computer optimiza-
tion to meet the final design specification, but this nonscientific
method is costly in terms of design hours.
This paper proposes a new method of multistage broad-band
amplifier design utilizing normalized low-pass prototypes.
The advantages of using prototype circuits in amplifier design
are commensurate with filter design. Solutions valid for fixed
topologies are given for normalized frequency and character-
istic impedance and, therefore, a significant proportion of the
total design time is invested in developing the prototype; there
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Fig. 1. Four-element MESFET ECM.
is no need for amplifier designers to duplicate this effort. The
prototype is simply scaled in frequency and impedance to suit a
particular application. It is also possible, and useful, to discuss
the performance of varying topologies in an environment that
allows comparisons to be generally applicable regardless of the
final application and components used, especially the active
device.
The amplifier response can be fully specified using Butter-
worth, Chebyshev, Bessel, or other all-pole approximations to
the ideal low-pass response.
II. PROTOTYPE ANALYSIS
A. Single-Stage Prototype
The schematic of a simple four-element equivalent-circuit
model (ECM) for a GaAs MESFET is shown in Fig. 1. The
transfer function in terms of the -parameters is given when
source and load are terminated in
(1)
where , , and the 3-dB
cutoff frequency for the MESFET is, therefore,
rad/s (2)
It is well known that the bandwidth may be extended and
the gain flattened by adding a series inductor to the gate of the
MESFET (Fig. 1), creating the single-stage prototype amplifier.
The transfer function becomes second order with two complex
conjugate transmission poles, i.e.,
(3)
The nomenclature has been altered, i.e., is referred to as
in (3), to save confusion between prototype amplifiers and
0018–9480/02$17.00 © 2002 IEEE
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Fig. 2. Pole zero plot in the complex frequency plane for a second-order
transfer function.
MESFET ECMs. The transmission-pole locations, as illustrated
in Fig. 2, may be solved, where
(4)
(5)
(6)
A Butterworth, Chebyshev, or other all-pole approximation
to the ideal low-pass response may be synthesized from
this second-order prototype amplifier. There are well-known
general methods of synthesizing singly terminated networks
to produce a given transfer function [9], [10]. The following
considers second-order transfer functions only.
Solving (4) and (6) for and , respectively, yields the pro-
totype circuit element values required for the chosen approxi-
mation
H (7)
F (8)
The normalized cutoff frequency is then defined as the ratio of
prototype to MESFET ECM gate–source capacitance viz.
(9)
with , which, in this case, is a necessary dimensionless
scaling factor. Equation (9) ensures that when the prototype
is scaled in frequency and impedance, the resulting scaled
prototype may be realized using the chosen MESFET.
The sensitivity of the prototype response to component vari-
ations is fairly low. For example, a 10% variation in the value of
results in bandwidth shrinkage of approximately 1% if the
amplifier is redesigned to account for this change. If the am-
plifier is not redesigned, then changes of % result in
negligible deviations from the ideal response. The same may be
said for and .
Fig. 3. Schematic of an n-stage prototype amplifier showing matching
inductors L .
B. -Stage Prototype
The -stage prototype schematic is detailed in Fig. 3. A gen-
eral transfer function was derived as follows:
(10)
where
(11)
(12)
where for to . .
The denominator of the general transfer function in (10) con-
tains quadratic factors representing, in turn, the frequency re-
sponse of each th FET and matching inductor . Each stage,
therefore, contributes a pair of complex conjugate poles, whose
positions are determined by the value of the circuit elements ,
and the source impedance . This is possible as the FET
model used is unilateral, i.e., there is no interaction between
stages and isolated pole pairs may exist. One may, therefore,
synthesize an -stage prototype amplifier to exhibit a prescribed
all-pole transfer function, firstly by isolating each complex con-
jugate transmission-pole pair of the prescribed transfer function,
and then by administering individually their production to sep-
arate amplifier stages, as described in Section II-A. The overall
desired response will be synthesized.
An -stage amplifier contributes pairs of complex conju-
gate transmission poles. For example, a two-stage design has
two possible realizations, one of which results in a larger band-
width due to the larger value of required [from (9)], but re-
duced gain if identical FETs are used due to the smaller value of
required. In general, for -stages, there are permuta-
tions of which provide unique gain-bandwidth variations. The
order of a realizable approximation is , thus, for two stages,
a fourth-order all-pole approximation is realizable.
For the case where , and ,
pole positions and prototype element values are given (Table I)
for a Butterworth amplifier. Sample permutations that provide
unique gain-bandwidth solutions to the designer are tabulated.
The prototype amplifier may be modified for the case where
for to as follows:
(13)
(14)
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TABLE I
POLE POSITIONS AND PROTOTYPE ELEMENT VALUES FOR BUTTERWORTH
MULTISTAGE AMPLIFIERS (Z = R = 1 
, R = 0 
, AND C 6= C )
TABLE II
ECM ELEMENT VALUES FOR
A NORMALIZED FET ECM
III. PROTOTYPE PERFORMANCE COMPARISON
The gain-bandwidth product (GBP) is calculated for a re-
stricted case of prototype amplifier where identical FETs are
used to realize the design. An FET ECM is employed with ele-
ment values (Table II) chosen to allow for simple comparisons
between different amplifier topologies.
The FET ECM value of is fixed by the device and re-
quires the gate–source capacitance of each prototype th stage
(Fig. 4) to be identical. To preserve the desired response, the
total capacitance of the th stage, i.e., , must be made equal
to the scaled prototype value , where
(15)
Fig. 4. Schematic of an ith stage with C fixed by C .
Fig. 5. Shunt capacitance employed to increase C to C .
and substituting from (9)
(16)
To illustrate, a two-stage Butterworth prototype is developed
(Table I). Three methods of realizing the restricted case proto-
type amplifier are discussed.
A. Using Shunt Capacitance
When , i.e., , shunt capacitance may
be used to increase (Fig. 5). The voltage across now
behaves as though under the condition ,
and the overall desired response is regained. In this case, the
bandwidth, gain, and GBP are given as follows:
(17)
(18)
(19)
B. Using Series Capacitance
When , i.e., , series capacitance may be
used to lower (Fig. 6). is reduced and, thus, so is the
overall gain of the amplifier. The bandwidth is proportionally
larger, however, due to the larger value of and, therefore, the
GBP remains constant as follows:
(20)
(21)
(22)
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Fig. 6. Series capacitance employed to reduce C to C .
Fig. 7. Shunt resistance employed to modify C to C .
C. Using Shunt Resistance
Another method is to use to scale the element values
of stage . For
(23)
where is the source resistance seen by the th stage looking
back toward stage (Fig. 7). This method may be applied to
both cases detailed in Sections III-A and III-B.
Examining the Butterworth example, where
( , ) and
( , ), it may be noted
that the GBP remains constant at 0.765 for this case.
cannot be realized as and,
thus, series capacitance must be employed, reducing the gain
to unity. This will not be the case for practical FETs, where
, but is useful, as this proves that the GBP remains
constant for all three topologies detailed previously, assuming
that identical FETs are employed.
The bandwidth and GBP for Butterworth amplifiers up to four
stages are given in Table III.
IV. ALL-PASS MATCHING
The authors have found that an all-pass network may be used
to improve the input match of the amplifier, as shown in Fig. 8. A
6-dB loss of power results as is halved. Even- and odd-mode
analysis was used to find the all-pass circuit element values for
the matched condition , F,
and H. Note that the values of and used are
dimensionless. The transfer function of the first stage is straight-
forward to derive, and is given as follows:
(24)
TABLE III
NORMALIZED PERFORMANCE INDICATORS FOR BUTTERWORTH
MULTISTAGE AMPLIFIERS
Fig. 8. Schematic of an all-pass network used to improve input match.
If the transmission poles of this second-order transfer function
are located in a similar position in the -plane to those required
in Section II, then the overall desired response can be main-
tained, albeit with less gain and more bandwidth. The degree
of freedom necessary to maneuver the poles to the required
position is provided by the element . A two-stage Butter-
worth prototype amplifier illustrates this. Table I yields the pro-
totype element values with : F and
H. In the matched case, H gives the
flattest response, as shown in Fig. 9. Note that the prototype
amplifier is normalized for unit gain. In practice, the prototype
will exhibit more than unity power gain, and the matched am-
plifier will exhibit 6 dB less.
V. COMPARISON WITH CSSDA
The equations describing dc forward available gain, i.e.,
, for each using ideal lossless -stage devices are given in
Table IV [8]–[12]. In order for the CSSDA to achieve higher
gains than the DA, the following inequality [8]:
(25)
must be satisfied. It has been demonstrated that the CSSDA
provides more gain per device than the DA [3]. The synthesis
method realizes 12 dB more gain than the CSSDA for identical
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Fig. 9. Two-stage prototype Butterworth amplifier comparison of the matched
versus unmatched gain response.
TABLE IV
COMPARISON OF FORWARD AVAILABLE GAIN (G ) FOR THREE
AMPLIFIER TYPES
interstage impedances due to input and output matching. Input
and output match can also be achieved in the synthesis design at
a total cost of 12-dB gain. Input match has been demonstrated in
principle using an all-pass filter in Section IV. The GBPs of the
two amplifiers are now compared, accounting for the loss in gain
due to matching. The radian cutoff frequency of the CSSDA is
given by [6]
(26)
and, therefore, the GBP product for the CSSDA is
(27)
and for the synthesis method from (9) and Table IV, the GBP
product is
(28)
Comparing (27) and (28) and allowing for 12 dB more gain
from the unmatched synthesized amplifier demonstrates that,
for the CSSDA to have a larger GBP product than the synthesis
amplifier, the following must hold:
(29)
TABLE V
MINIMUM Z REQUIRED FOR CSSDA TO MATCH GBP PRODUCT
OF SYNTHESIS METHOD
Fig. 10. Unilateral ECM used in the synthesis of a two-stage amplifier with
gate and drain parasitic inductance.
TABLE VI
CIRCUIT ELEMENT VALUES FOR THE NE71083. V = 3 V, I = 10 mA
Table V indicates the GBP advantage of the synthesis amplifier
when compared to the CSSDA and, therefore, the conventional
distributed amplifier (CDA). The results are for Butterworth and
Chebyshev amplifiers designed for a maximum GBP product.
In practice, when , some prototype amplifiers above
two stages cannot be realized using shunt resistance and series
capacitance must be used, reducing gain and limiting the GBP,
as discussed in Section III-C.
VI. DESIGN EXAMPLE
An NE71083 GaAs MESFET was used as the active device
in a Butterworth two-stage amplifier design. The first stage in
the design is to characterize the MESFET using a very simple
ECM. This can be determined from manufacturers or measured
-parameters of the device using well-known techniques [13],
[14]. The ECM used is shown in Fig. 10 and the circuit element
values are given in Table VI.
The prototype circuit is then determined using (7), (8), (23),
and Table I ( , ). The cutoff fre-
quency is determined from (9), GHz, and the cir-
cuit elements are scaled in frequency and impedance. Table VII
tabulates the prototype and scaled circuit element values.
The dc gain is given by (10), dB. In prac-
tice, parasitic elements and feedback will degrade the optimum
performance.
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TABLE VII
PROTOTYPE AND SCALED CIRCUIT ELEMENT VALUES FOR A BUTTERWORTH
TWO-STAGE AMPLIFIER
Fig. 11. Two-stage Butterworth amplifier using the NE71083 MESFET.
Simulated responses using: i) ideal components and ii) practical components
versus iii) measured response.
VII. SIMULATION RESULTS
The simple unilateral ECM, shown in Fig. 10, was used as the
active device in an ideal simulation along with lumped matching
components. This was then compared to the same design using
measured FET -parameters ( mA, V) and
nonideal matching components.
The measured FET exhibited series feedback inductance
( nH) when compared to the manufacturer’s -pa-
rameter data, as a result of the fixture used in this particular
amplifier design. This explains the variation between the
simulated and measured data presented earlier [12].
The synthesis technique in the ideal case produces a fourth-
order Butterworth response with a gain of 26 dB, as predicted
and a of 4.27 GHz. The response is degraded from
the ideal when measured -parameters, nonideal circuit ele-
ments, and FET bias are included in the simulation (see Fig. 11).
This is to be expected as parasitic and feedback elements were
not accounted for in the synthesis procedure, and neither were
the practical realization of matching inductors and shunt resis-
tance. However, the response exhibits a gain of 15 1 dB over a
of 1–4.2 GHz.
VIII. MEASUREMENT RESULTS
The amplifier gain was measured as 14.5 1 dB over a
of 1–4.1 GHz (see Fig. 11). Good correlation between
simulated and measured results is obtained. No tuning was
necessary to achieve this response.
Gain 20 dB was measured at low frequencies; this is ex-
plained by dc blocking capacitors increasing by removing
the effect of . An alternative bias topology should allow
for low-frequency operation.
IX. CONCLUSION
The theoretical development of a simple filter synthesis tech-
nique applied to the design of multistage broad-band amplifiers
has been presented. Prototype circuits have been developed, al-
lowing for the straightforward design of amplifiers exhibiting
low-pass responses. It has been shown that the GBP for the
prototype amplifier may improve upon that achieved using the
CSSDA.
The technique can, in theory, be extended to any bandwidth
and gain required by the designer, provided suitable MESFETs
are available. The technique is particularly suited to mono-
lithic-microwave integrated-circuit (MMIC) amplifier design
where associated parasitic components are minimal, resulting
in a closer correlation between predicted and measured results,
and large bandwidths are theoretically achievable.
Any all-pole transfer function may be realized using this tech-
nique, making it particularly useful in realizing amplifiers for
digital optical communications where flat group delay is de-
sired. Input and output matching may also be improved by uti-
lizing all-pass networks at the input and output, although 6-dB
loss will occur for each.
This method has been proven correct through simulated and
measured results of a proof-of-concept Butterworth two-stage
amplifier.
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